검색 상세

Electrical Characterization by Counter-Doped Pocket Design in Tunnel FETs